Your browser does not seem to support JavaScript. As a result, your viewing experience will be diminished, and you have been placed in read-only mode.
Please download a browser that supports JavaScript, or enable it if it's disabled (i.e. NoScript).
X
@bo 在modelsim/questasim中采用systemverilog语言开发基于UVM验证方法学的测试平台testbench，测试起来非常方便（可以搜索一下关于IC验证工程师的相关岗位信息）
Looks like your connection to OpenASIC was lost, please wait while we try to reconnect.